A fault-tolerant 176 Gbit solid state mass memory architecture | IEEE Conference Publication | IEEE Xplore