Error detection in signed digit arithmetic circuit with parity checker [adder example] | IEEE Conference Publication | IEEE Xplore