Clean formal semantics for VHDL | IEEE Conference Publication | IEEE Xplore