Optimization of address generator hardware | IEEE Conference Publication | IEEE Xplore