Scalable Full Hardware Logic Architecture for Gradient Boosted Tree Training | IEEE Conference Publication | IEEE Xplore