BitSys: Bitwise Systolic Array Architecture for Multi-precision Quantized Hardware Accelerators | IEEE Conference Publication | IEEE Xplore