Detailed modeling of fault-tolerant processor arrays | IEEE Conference Publication | IEEE Xplore