Scalable Router Memory Architecture Based on Inter-leaved DRAM: Analysis and Numerical Studies | IEEE Conference Publication | IEEE Xplore