An optimal transistor-chaining algorithm for CMOS cell layout | IEEE Conference Publication | IEEE Xplore