Delay and bus current evaluation in CMOS logic circuits | IEEE Conference Publication | IEEE Xplore