A succinct memory model for automated design debugging | IEEE Conference Publication | IEEE Xplore