Effective hardware-based two-way loop cache for high performance low power processors | IEEE Conference Publication | IEEE Xplore