Simulation of serpentine trace of DQ PCB layout for DDR3 applications | IEEE Conference Publication | IEEE Xplore