Designing soft-error-aware circuits with power and speed optimization | IEEE Conference Publication | IEEE Xplore