Design and implementation of a 16 by 16 low-power two's complement multiplier | IEEE Conference Publication | IEEE Xplore