Hardware reduction by combining pipelined A/D conversion and FIR filtering for channel equalization | IEEE Conference Publication | IEEE Xplore