A high speed and energy efficient full adder design using complementary & level restoring carry logic | IEEE Conference Publication | IEEE Xplore