An area efficient design methodology for SEU tolerant digital circuits | IEEE Conference Publication | IEEE Xplore