Low-latency MAP demapper architecture for coded modulation with iterative decoding | IEEE Conference Publication | IEEE Xplore