A 1.8-GS/s 6-Bit Two-Step SAR ADC in 65-nm CMOS | IEEE Conference Publication | IEEE Xplore