Low-cost Hardware Architecture for Integral Image Generation using Word Length Reduction | IEEE Conference Publication | IEEE Xplore