Improving timing error tolerance without impact on chip area and power consumption | IEEE Conference Publication | IEEE Xplore