Pre-layout estimation of performance and design of basic analog circuits in stress enabled technologies | IEEE Conference Publication | IEEE Xplore