An Experimental Study of Dynamic Task Graph Parallelism for Large-Scale Circuit Analysis Workloads | IEEE Conference Publication | IEEE Xplore