Retiming scan circuit to eliminate timing penalty | IEEE Conference Publication | IEEE Xplore