Sizing and layout integrated optimizer for 28nm analog circuits using digital PnR tools | IEEE Conference Publication | IEEE Xplore