A Design-Driven Partitioning Algorithm for Distributed Verilog Simulation | IEEE Conference Publication | IEEE Xplore