A hardware architecture to deploy complex multiprocessor scheduling algorithms | IEEE Conference Publication | IEEE Xplore