Efficient Metal Inter-Layer Via Utilization Strategies for Three-dimensional Integrated Circuits | IEEE Conference Publication | IEEE Xplore