loading
Papers Papers/2022 Papers Papers/2022

Research.Publish.Connect.

Paper

Authors: Zelong Li and Akhilesh Tyagi

Affiliation: Iowa State University, Ames, Iowa, U.S.A.

Keyword(s): Branch Predictor, Side-channel, Speculative Execution, Timing Attacks, Cache Hierarchy.

Abstract: The discovery of Meltdown and Spectre attacks and their variants showed that speculative execution offers a major attack surface for micro-architectural side channel attacks. The secret data-dependent traces in the CPU’s micro-architectural state are not cleansed which can be exploited by an adversary to reveal victim’s secrets. In this paper, we propose a cache control scheme that cooperates with a novel load store queue(LSQ) unit to nullify the cache side-channel exploited by Meltdown and Spectre attacks and their variants. In our proposed cache scheme, a new saturating reference counter is added to each cache line to hold the number of accesses since its arrival from the higher level of the memory hierarchy. For every squashed (uncommitted) speculative transient load, a corresponding flush request packet is sent to the downstream memory hierarchy. This ensures that any cache line brought into the cache by a transient load is always evicted soon after the corresponding mis -speculation commit. A cache side-channel adversary can no longer detect the existence of a transiently loaded cache block. Our experiment on gem5 shows that by integrating the proposed design, Meltdown and Spectre variants that uses Flush+Reload attack to create the cache covert channel are completely closed. (More)

CC BY-NC-ND 4.0

Sign In Guest: Register as new SciTePress user now for free.

Sign In SciTePress user: please login.

PDF ImageMy Papers

You are not signed in, therefore limits apply to your IP address 18.226.87.168

In the current month:
Recent papers: 100 available of 100 total
2+ years older papers: 200 available of 200 total

Paper citation in several formats:
Li, Z. and Tyagi, A. (2022). Transient State Signaling for Spectre/Meltdown Transient Cache Side-channel Prevention. In Proceedings of the 19th International Conference on Security and Cryptography - SECRYPT; ISBN 978-989-758-590-6; ISSN 2184-7711, SciTePress, pages 655-660. DOI: 10.5220/0011307500003283

@conference{secrypt22,
author={Zelong Li. and Akhilesh Tyagi.},
title={Transient State Signaling for Spectre/Meltdown Transient Cache Side-channel Prevention},
booktitle={Proceedings of the 19th International Conference on Security and Cryptography - SECRYPT},
year={2022},
pages={655-660},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0011307500003283},
isbn={978-989-758-590-6},
issn={2184-7711},
}

TY - CONF

JO - Proceedings of the 19th International Conference on Security and Cryptography - SECRYPT
TI - Transient State Signaling for Spectre/Meltdown Transient Cache Side-channel Prevention
SN - 978-989-758-590-6
IS - 2184-7711
AU - Li, Z.
AU - Tyagi, A.
PY - 2022
SP - 655
EP - 660
DO - 10.5220/0011307500003283
PB - SciTePress

- Science and Technology Publications, Lda.
RESOURCES

Proceedings

Papers

Authors

Ontology

CONTACTS

Science and Technology Publications, Lda
Avenida de S. Francisco Xavier, Lote 7 Cv. C,
2900-616 Setúbal, Portugal.

Phone: +351 265 520 185 (National fixed network call)
Fax: +351 265 520 186
Email: [email protected]

EXTERNAL LINKS

PRIMORIS

INSTICC

SCITEVENTS

CROSSREF

PROCEEDINGS SUBMITTED FOR INDEXATION BY:

dblp

Ei Compendex

SCOPUS

Semantic Scholar

Google Scholar

Microsoft Academic