×
We propose a reconfigurable instruction memory hierarchy consisting of an instruction cache and a scratchpad memory. The concept of scratchpad memory (SPM) [3] ...
The proposed instruction memory hierarchy consists of an instruction cache and a scratchpad memory (SPM). We propose an algorithm to manage this instruction ...
The performance of the instruction memory hierarchy is of crucial importance in embedded systems. In this paper, we propose a reconfigurable instruction ...
The authors' algorithm aims to reduce the instruction fetch miss rate, improve the system performance, and reduce the energy consumption, ...
The proposed instruction memory hierarchy consists of an instruction cache and a scratchpad memory (SPM). We propose an algorithm to manage this instruction ...
RIM: RECONFIGURABLE INSTRUCTION. MEMORY HIERARCHY FOR EMBEDDED. SYSTEMS. ZHIGUO, GE. NATIONAL UNIVERSITY OF SINGAPORE. 2008 brought to you by · CORE · View ...
We propose a scheme to statically configure instruction memory hierarchy (SRIM) for a given application to maximize the performance and minimize energy ...
Zhiguo Ge, Hock-Beng Lim, Weng-Fai Wong : A Reconfigurable Instruction Memory Hierarchy for Embedded Systems. FPL 2005: 7-12. manage site settings.
Author, GE ZHIGUO. Title, RIM: Reconfigurable Instruction Memory Hierarchy for Embedded Systems. URL, http://scholarbank.nus.edu.sg/handle/10635/15912.
People also ask
In this paper, we proposed a low power dynamically re- configurable instruction memory hierarchy, called DRIM, for embedded systems. The on-chip instruction ...