To demonstrate this concept, an 8-bit, 200 MS/s, pipelined ADC is implemented in a 0.18 m CMOS technology. A dynamic zero-crossing detector and current source ...
scholar.google.com › citations
Nov 27, 2007 · To demonstrate this concept, an 8-bit, 200 MS/s, pipelined ADC is implemented in a 0.18 CMOS technology. A dynamic zero-crossing detector and ...
Current source splitting improves linearity at high speeds and bit decision flip-flops replace traditional bit decision comparators for increased speed.
Technology scaling is making opamp-based SC circuit design increasingly difficult. • Op-amp design issues. – Decreasing voltage supplies.
To demonstrate this concept, an 8-bit, 200 MS/s, pipelined ADC is implemented in a 0.18 CMOS technology. A dynamic zero-crossing detector and current source ...
A Zero-Crossing-Based 8-bit 200 MS/s Pipelined ADC. Brooks, Lane; ;; Lee, Hae-Seung. Abstract. Publication: IEEE Journal of Solid-State Circuits.
A zero-crossing-based 8b 200MS/S pipelined ADC is implemented in a 0.18 mum CMOS process. It uses dynamic zero-crossing detectors and digital FFs that ...
Lane Brooks, Hae-Seung Lee: A Zero-Crossing-Based 8-bit 200 MS/s Pipelined ADC. IEEE J. Solid State Circuits 42(12): 2677-2687 (2007). manage site settings.
Abstract—A 12 bit 200 MS/s analog-to-digital converter (ADC) applies techniques of zero-crossing-based circuits as a replacement.
Mar 14, 2024 · A zero-crossing-based 8-bit 100 MS/s pipelined analogue-to-digital converter (ADC) using an offset compensation method is presented.