Cache architectures that work for high performance computers turn out to be inefficient for embedded systems (mainly due to power-efficiency issues). This paper ...
This paper presents a virtual platform for design space exploration of L2 cache architectures in low-power Multi-Processor-Systems-on-Chip (MPSoCs). The tool ...
ABSTRACT. On-chip memory organization is one of the most important as- pects that can influence the overall system behavior in multi- processor systems.
Performance and Energy Trade-offs Analysis of L2 on-Chip Cache ...
www.researchgate.net › ... › Cache
May 16, 2010 · This paper presents a virtual platform for design space exploration of L2 cache architectures in low-power Multi-Processor-Systems-on-Chip ( ...
This paper presents a virtual platform for design space exploration of L2 cache architectures in low-power Multi-Processor-Systems-on-Chip (MPSoCs). The tool ...
Bibliographic details on Performance and energy trade-offs analysis of L2 on-chip cache architectures for embedded MPSoCs.
Performance and energy trade-offs analysis of L2 on-chip cache architectures for embedded MPSoCs. 2010, Proceedings of the ACM Great Lakes Symposium on VLSI ...
Performance and energy trade-offs analysis of L2 on-chip cache architectures for embedded MPSoCs ... Fuzzy control for enforcing energy efficiency in high- ...
Performance and energy trade-offs analysis of L2 on-chip cache architectures for embedded MPSoCs · Pablo Valle. Proceedings of the 20th symposium on Great ...
Performance and Energy Trade-offs Analysis of L2 on-Chip Cache Architectures for Embedded MPSoCs. Article. Full-text available. May 2010.