Since blind post-routing layer assignment may jeopardize timing critical paths obtained in the routing stage, our algorithm also considers total wire length and ...
In this paper, we propose a post-routing layer assignment algorithm for double patterning optimization. Our solution consists of three major phases: multi-layer ...
This paper proposes a post-routing layer assignment algorithm for double patterning optimization that achieves 73% and 27% average reduction for ...
In this paper, we propose a post-routing layer assignment algorithm for double patterning optimization. Our solution consists of three major phases: multi-layer ...
Dive into the research topics of 'Post-routing layer assignment for double patterning with timing critical paths consideration'. Together they form a unique ...
Double patterning technique strives to decompose features on critical layer of layout with spacing less than a predefined threshold into two masks. Features can ...
Missing: paths | Show results with:paths
Jan 28, 2011 · It is obvious that double patterning problem is NP. Double patterning problem is at most NP-complete. Reduce from 4-degree Max-Cut problem ...
Missing: critical paths consideration.
In double patterning lithography (DPL), coloring conflict and stitch minimization are the two main challenges. Post layout decomposition algorithm [1] ...
Accordingly, in this paper, we propose MiniDelay, a timing-aware layer assignment algorithm to minimize delay for advanced technology nodes, taking both wire.
People also ask
What is the double patterning method?
What is double patterning in FinFET?
What is double patterning in VLSI PPT?
Post-routing layer assignment for double patterning with timing critical paths consideration. J Sun, Y Lu, H Zhou, C Yan, X Zeng. Integration 46 (2), 153-164 ...