SRT dividers are common in modern floating point units. Higher division performance is achieved by retiring more quotient bits in each cycle.
scholar.google.com › citations
In this paper, we present an analysis of the effects of radix-2 and radix-4 SRT divider architectures and circuit families on divider area and performance. We ...
Sep 9, 1998 · In this paper, we present an analysis of the effects of radix-2 and radix-4 SRT divider architectures and circuit families on divider area and ...
SRT Division: Architectures, Models, and Implementations · David L. Harris, S. Oberman, M. Horowitz · Published 1998 · Computer Science, Engineering.
In this paper, we present an analysis of the effects of radix-2 and radix-4 SRT divider architectures and circuit families on divider area and performance. We ...
In this paper, we present an analysis of the effects of radix-2 and radix-4 SRT divider architectures and circuit families on divider area and performance. We ...
This document discusses divider architectures and implementations for high-performance floating point units. It analyzes the effects of radix-2 and radix-4 ...
It is concluded that divider performance is only weakly sensitive to reasonable choices of architecture but significantly improved by aggressive circuit ...
SRT dividers are common in modern floating point units. Higher division performance is achieved by retiring more quotient bits in each cycle.
People also ask
What is the SRT division algorithm?
What is the division algorithm in computer architecture?
This paper addresses a fast low-power implementation of a shared division and square-root architecture. Two approaches are considered in this paper; ...