×
In this paper we examine the trade-offs in supporting reference and dirty bits in a virtual address cache. We use measurements from a uniprocessor SPUR ...
In this paper we examine the trade-offs in supporting reference and dirty bits in a virtual address cache. We use measurements from a uniprocessor SPUR ...
There are several different approaches to maintaining reference and dirty bits in systems with virtual address caches, requiring different levels of hardware ...
The results indicate that dirty bits can be efficiently emulated with protection, and thus require no special hardware support in a virtual address cache, ...
David A. Wood, Randy H. Katz: Supporting Reference and Dirty Bits in SPUR's Virtual Address Cache. ISCA 1989: 122-130. manage site settings.
People also ask
... support reference and dirty bits in a virtual address cache. An analytic model and measurements from the prototype show that the SPUR mechanism has the best ...
A technique that can be used to increase the number of address bits available before address translation is to restrict the virtual to physical page mapping so ...
Supporting Reference And Dirty Bits In SPUR's Virtual Address Cache · D. WoodR ... The results indicate that dirty bits can be efficiently emulated with ...
We also examine alternative ways to support reference and dirty bits in a virtual address cache. An analytic model and measurements from the prototype show that ...
Table 4 .1: Reference Bit Results · Supporting Reference And Dirty Bits In SPUR's Virtual Address Cache. Conference Paper. Full-text available. Jan 1989.