An area-efficient pipelined array architecture for Euclidean Distance Transformation and its FPGA implementation | IEEE Conference Publication | IEEE Xplore