Efficient Partial Sum Architecture and Memory Reduction Method for SC-Flip Polar Decoder | IEEE Conference Publication | IEEE Xplore