

# A 73dB SNDR 20MS/s 1.28mW SAR-TDC Using Hybrid Two-Step Quantization

Jason Muhlestein,  
Spencer Leuenberger, Hyuk Sun, Yang Xu and  
Un-Ku Moon

Electrical Engineering and Computer Science  
Oregon State University



Global Research Collaboration



# Roadmap


- **Research Motivation**
- **Voltage Domain Solutions**
- **Proposed Hybrid ADC**
- **Results and Conclusion**

# The Internet-of-Things




- **Evolution of portable electronics**
  - **WiFi, GPS, Accelerometer, Gyroscope, etc.**
- **Research focus:**
  - **Power efficiency for high resolution**
  - **Develop scaling 'friendly' design techniques**

# Supply Voltage Scaling



Older Process





Newer Process

➤ Scaled CMOS degrades analog efficiency


➤  $V_{DD} \downarrow$  Swing  $\downarrow$  SNR  $\downarrow$  C  $\uparrow$  Power  $\uparrow$

# CMOS Process Scaling



## Digital

- Smaller area
- Faster switching
- Lower Power



## Analog


- Noise/Matching limited area
- Intrinsic gain

➤ How can analog design take advantage of digital process scaling?

# Roadmap

- Research Motivation
- **Voltage Domain Solutions**
- Proposed Hybrid ADC
- Results and Conclusion

# Architecture Selection




# Voltage Domain ADCs

- **Oversampled  $\Delta\Sigma$  ADC**
  - **Limited bandwidth**
  - **Integrators in loop filter**
  
- **Nyquist Pipeline**
  - **Extra power from multiple stages**
  - **Performance residue amplifier**
  
- **Nyquist SAR**
  - **Simple, highly digital**
  - **Good Scaling Candidate**




# SAR Review




- Residue available after conversion
- Limited in speed and resolution
  - Serial conversion
  - Comparator Noise + DAC complexity

# SAR-Assisted Two-Step ADC



- **Redundancy** → alleviates sub-ADC errors
- **Parallel operation** → higher speed
- **Residue amplifier ( $A_v$ ) is primary design bottleneck**
  - **High gain, large swing, wide bandwidth**

# Voltage Domain Residue Amplifier




## ➤ Two-phase operation

- Transfer charge from  $C_S$  to  $C_F$
- Finite gain limits accuracy
- Large capacitive load of second stage

# Roadmap

- Research Motivation
- Voltage Domain Solutions
- **Proposed Hybrid ADC**
- Results and Conclusion

# Time Domain Signaling




## ➤ Advantages

- Signal magnitude not limited by supply voltage
- Resolution improves in advanced CMOS

## ➤ Drawback


- Tradeoff between speed and resolution

# Time-Assisted ADC (Ex.)



- **ADC = V/T conversion + TDC**
  - Digital quantizer can reduce power, area, scalability
  - V/T must process full scale input
  - TDC must have fine time resolution
    - 20 MHz, 13b  $\rightarrow T_{LSB} \cong 6$  pS
- **Idea: combine voltage domain and time-assisted techniques into hybrid architecture**


# Proposed Two-Step ADC



## ➤ Hybrid voltage and time architecture:

1. Coarse SAR quantizer
2. Small residue converted to time pulse signal
3. Scalable time-domain backend quantizer

# System Implementation



## ➤ Hybrid ADC performance




➤ Low power, high resolution, moderate bandwidth

➤ Favorable tradeoff for scaling CMOS

## ➤ Analog requirements of the V-T residue amplifier?



# High Speed V-T Residue Amplifier




$$T_o = V_{in} \cdot \frac{C_s}{I_D} \cdot \frac{A_0\beta}{1+A_0\beta}$$

➤ Two-phase operation


➤ Time output depends on Amplifier Gain ( $A_0$ )

# 3 Phase V-T Residue Amplifier



$\phi_1$



$\phi_2$



$\phi_3$




$$T_o = V_{in} \cdot \frac{C_s}{I_D} \cdot \frac{A_0 \beta}{1 + A_0 \beta}$$

## ➤ Three-phase operation


- $C_s$  and  $C_f$  discharged together → no charge loss
- Relaxed amplifier gain and swing

# Residue Sampling




- **Sampling is independent of amplifier characteristic**
  - Time signal sampling instant → always same output voltage
  - Zero-crossing detector delay → signal independent offset

# Residue Amplifier



- **Single Stage Class-AB amplifier**
  - **Wide bandwidth**
  - **25 dB open loop gain**
  - **Dynamic power consumption**


# Current Source Design



\* Actual implementation is fully differential

- Small voltage swing across current source
- $I_D$  mismatch results in static offset

# Time-to-Digital Backend




- Delay line clocks flip flops to sample  $T_0$
- Low supply and small devices
- 335  $\mu$ W power @ 1.0 V, 20 MHz operation

# Roadmap

- Research Motivation
- Voltage Domain Solutions
- Proposed Hybrid ADC
- **Results and Conclusion**


# Performance Summary




➤ Active Area = 0.215 mm<sup>2</sup>




# Dynamic Performance




# Power Consumption



# Walden FOM



# 180nm Walden FOM



# Conclusion

- **Demonstrated a 13b 20MS/s Two-step ADC:**
  - **High resolution voltage and time quantization**
    - **Power efficient SAR**
    - **Process scalable TDC**
  - **Scaling friendly V-T amplifier**
    - **Relaxed gain**
    - **Low output swing**
- **Special thanks to AKM for fabrication and packaging**