Capture in turn scan for reduction of test data volume, test application time and test power
Z You, J Huang, M Inoue, J Kuang… - 2010 19th IEEE Asian …, 2010 - ieeexplore.ieee.org
Z You, J Huang, M Inoue, J Kuang, H Fujiwara
2010 19th IEEE Asian Test Symposium, 2010•ieeexplore.ieee.orgWith the exponential increase of transistor counts, scan design encounters several problems
such as large test data volume, long test application time and high test power. In this paper,
we propose a new method to reduce test data volume, test application time and also
average and peak power during test. The proposed method is based on a scan chain
disabling technique where only one internal sub scan chain is active at a time. Though our
method makes a sacrifice of test generation time, instead, we can achieve reduction of test …
such as large test data volume, long test application time and high test power. In this paper,
we propose a new method to reduce test data volume, test application time and also
average and peak power during test. The proposed method is based on a scan chain
disabling technique where only one internal sub scan chain is active at a time. Though our
method makes a sacrifice of test generation time, instead, we can achieve reduction of test …
With the exponential increase of transistor counts, scan design encounters several problems such as large test data volume, long test application time and high test power. In this paper, we propose a new method to reduce test data volume, test application time and also average and peak power during test. The proposed method is based on a scan chain disabling technique where only one internal sub scan chain is active at a time. Though our method makes a sacrifice of test generation time, instead, we can achieve reduction of test data volume, test application time and test power together. Experimental results show the effectiveness of the proposed method.
ieeexplore.ieee.org
Showing the best result for this search. See all results