Queue based instruction set architecture processor offers an attractive option in the design
of embedded systems by providing high performance for a specific application. This work
describes the design results and methodology of a queue processor core, named
QueueCore, as a starting point for application-specific processor (ASP) design. By using
simple and common base queue instruction set, the design space exploration is focused on
the application-specific aspects of performance.