A multiprocessor architecture for Viterbi decoders with linear speedup | IEEE Journals & Magazine | IEEE Xplore