A Configurable Architecture of ANN in Hardware with Resource-Efficient Reusable Neuron | IEEE Conference Publication | IEEE Xplore