A low power soft error suppression technique for dynamic logic | IEEE Conference Publication | IEEE Xplore