A 6.2mW 7b 3.5GS/s time interleaved 2-stage pipelined ADC in 40nm CMOS | IEEE Conference Publication | IEEE Xplore