A parallel algorithm for hierarchical circuit extraction | IEEE Conference Publication | IEEE Xplore