Towards a timing attack aware high-level synthesis of integrated circuits | IEEE Conference Publication | IEEE Xplore