Optimal Transistor Placement Combined with Global In-cell Routing in Standard Cell Layout Synthesis | IEEE Conference Publication | IEEE Xplore