An efficient FPGA architecture for hardware realization of hexagonal based motion estimation algorithm | IEEE Conference Publication | IEEE Xplore