A low power 1.25fJ/conv-step 12-bit SAR ADC with a high-efficient Dynamic Comparator | IEEE Conference Publication | IEEE Xplore